



US009411392B2

(12) **United States Patent**
Bhatia et al.

(10) **Patent No.:** **US 9,411,392 B2**
(45) **Date of Patent:** **Aug. 9, 2016**

(54) **GLOBAL WRITE DRIVER FOR MEMORY
ARRAY STRUCTURE**

USPC 365/189.16, 183, 185.11, 185.25, 203,
365/204, 20

See application file for complete search history.

(71) Applicant: **Apple Inc.**, Cupertino, CA (US)

(72) Inventors: **Ajay Bhatia**, Saratoga, CA (US);
Michael Dreesen, Austin, TX (US)

(73) Assignee: **Apple Inc.**, Cupertino, CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 157 days.

(21) Appl. No.: **14/295,997**

(22) Filed: **Jun. 4, 2014**

(65) **Prior Publication Data**

US 2015/0227456 A1 Aug. 13, 2015

Related U.S. Application Data

(60) Provisional application No. 61/937,029, filed on Feb.
7, 2014.

(51) **Int. Cl.**

G11C 7/00 (2006.01)
G06F 1/32 (2006.01)
G11C 5/14 (2006.01)
G06F 12/06 (2006.01)
G06F 12/02 (2006.01)
G11C 7/10 (2006.01)
G11C 11/419 (2006.01)

(52) **U.S. Cl.**

CPC **G06F 1/3203** (2013.01); **G06F 12/0223**
(2013.01); **G06F 12/06** (2013.01); **G11C 5/14**
(2013.01); **G11C 5/147** (2013.01); **G11C**
7/1096 (2013.01); **G11C 11/419** (2013.01);
G06F 2212/1016 (2013.01)

(58) **Field of Classification Search**

CPC ... **G06F 1/3203**; **G06F 12/06**; **G06F 12/0223**;
G06F 2212/1016; **G11C 5/14**; **G11C 7/1096**;
G11C 5/147; **G11C 11/419**

(56) **References Cited**

U.S. PATENT DOCUMENTS

| | | | |
|-------------------|--------|------------------|-------------------------|
| 8,120,973 B2 | 2/2012 | Park et al. | |
| 8,634,232 B2 | 1/2014 | Oh | |
| 2002/0031035 A1 * | 3/2002 | Tsuji | G11C 8/12 365/230.03 |
| 2011/0149667 A1 | 6/2011 | Hamzaoglu et al. | |
| 2013/0223140 A1 | 8/2013 | Sohn | |
| 2014/0032835 A1 * | 1/2014 | Hsu | G11C 8/16 711/114 |

OTHER PUBLICATIONS

Office Action in ROC (Taiwan) Pat. Appln. No. 104104133 issued
May 20, 2016.

* cited by examiner

Primary Examiner — Tha-O H Bui

(74) *Attorney, Agent, or Firm* — Meyertons, Hood, Kivlin,
Kowert & Goetzel, P.C.

(57) **ABSTRACT**

A system for storing data in a memory may include circuitry that may receive an address, a command and data. The circuitry may also determine a type of the command and generate a read control or write control signal dependent upon the type. The system may also include a plurality of sub-arrays and sense amplifiers. Each of the sub-arrays may include a plurality of memory cells. Each of the sense amplifiers may be coupled to a respective one of the plurality of sub-arrays and may read data stored in a first memory cell included in the respective sub-array. The system may also include one or more write driver circuits. A first write driver circuit may be coupled to at least two of the plurality of sub-arrays. The first write driver circuit may be configured to store data into a second memory cell in one of the at least two sub-arrays.

20 Claims, 16 Drawing Sheets

